Abstract-The transient behavior of hot hole (HH) stress-induced leakage current (SILC) in tunnel oxides is investigated. The dominant SILC mechanism is positive oxide charge-assisted tunneling (PCAT). The transient effect of SILC is attributed to positive oxide charge detrapping and thus the reduction of PCAT current. A correlation between SILC and stress-induced substrate current is observed. Our study shows that both SILC and stress-induced substrate current have power law time-dependence with the power factor about 0.7 and 1, respectively. Numerical analysis for PCAT current incorporating a trapped charge caused Coulombic potential in the tunneling barrier is performed to evaluate the timeand field-dependence of SILC and the substrate current. Based on our model, the evolution of threshold voltage shift with read-disturb time in a Flash EEPROM cell is derived. Finally, the dependence of SILC on oxide thickness is explored. As oxide thickness reduces from 100 Å to 53 Å, the dominant SILC mechanism is found to change from PCAT to neutral trap-assisted tunneling (TAT).
I. INTRODUCTION
H IGH-FIELD stressing during program/erase (P/E) cycles in Flash EEPROM operation can lead to a significant increase in low-level leakage current in tunnel oxide. Such stressinduced leakage current (SILC) has received a lot of attention because of its significance to endurance and data retention of a Flash memory cell. Several mechanisms have been proposed for SILC, including positive charge-assisted tunneling (PCAT) [1] , [2] , neutral trap-assisted tunneling (TAT) [3] , and thermally-assisted tunneling at weak spots of the Si/SiO surface due to a barrier height lowering [4] . Despite extensive research on SILC, the role of positive trapped charge in SILC and related read-disturb in a Flash cell is still not clear. DiMaria et al. concluded from their experimental result that positive oxide charge plays no part in SILC conduction in oxides by Fowler-Nordheim (FN) stress [5] . Dumin [6] and Ricco [7] showed that neutral TAT is the original cause of SILC for oxide thickness from 40 Å to 130 Å. The concept of inelastic TAT in SILC was proposed by Takagi et al. [8] and is supported by the temperature-depen- dence of SILC [9] , the noise of the tunneling current [10] , and the energy-loss measurement [11] . On the other side, Teramoto et al. claimed that excess leakage current induced by FN stress is attributed to injected holes produced by high-energy electrons [12] . Shuto et al. found that hot hole (HH) injection during source-side FN erase is the major cause for read-disturb degradation in Flash cells [13] . Matsukawa et al. further showed that SILC caused by positive oxide charge can be reduced by hot electron injection or ultraviolet irradiation [14] . The more recent result of Meinertzhagen et al. [15] has revealed that the role of positive oxide charge in SILC changes with stress and measurement polarities.
In addition, Dumin et al. found that FN SILC contains a dc component, as well as a transient component [16] . In this work, the dc component is attributed to neutral TAT. The transient part is realized due to oxide trap charging and discharging and can be characterized by time-dependence based on the tunneling front model [16] . A threshold voltage shift of 1.0 V resulting from the transient part of SILC in a Flash cell was reported by Kato et al. [17] . Although tremendous efforts have been made to investigate the SILC mechanisms and characteristics, most of previous studies were conducted on a MOS capacitor with uniform FN stress. In order to correlate with edge FN erase-induced degradation in Flash EEPROM cells, the transient behavior of SILC by band-to-band HH stress will be explored.
In this paper, various stacked gate Flash cells and conventional gate nMOSFETs were used. To measure FN SILC and HH SILC directly, nMOSFETs with a long source/drain edge were specially fabricated. The test devices have a gate length of 0.6 m and a total gate area of 9 10 cm . The gate oxide thickness ranges from 53 Å to 100 Å. In theoretical part, we develop a transient model to calculate the electron and hole leakage components in SILC. In our model, a Coulombic potential caused by a positive trapped charge is included in the tunneling barrier. Image force and surface quantization effects are taken into account. The Wentzel-Kramer-Brillouin (WKB) method is used to evaluate electron and hole tunneling rates. In measurement, a charge separation technique is employed to characterize individual electron and hole components in SILC. The measured HH SILC will be analyzed with respect to time-, field-, and oxide thickness-dependence.
II. HOT HOLE SILC CHARACTERIZATION
The transient behavior of SILC by positive FN stress and band-to-band HH stress is shown in Fig. 1 trap generation is almost saturated. The oxide trapped charge in the two stressed devices is measured from a threshold voltage method and a GIDL current method [18] . The reason of using a GIDL method for the HH stressed device is that threshold voltage in a nMOSFET is not sensitive to localized positive trapped charge, as shown in Fig. 2 . After HH stress, GIDL current shifts to the left due to positive oxide charge creation and threshold voltage is nearly unchanged. In Fig. 1 , the HH SILC apparently exhibits a more pronounced transient effect. The transient magnitude is about two orders of magnitude larger than the +FN SILC. The shaded area denoted by and is an integral of the SILC transient in a measurement interval from 0.1 s to 300 s. The integral represents total charge flowing to the gate carried by the transient component of SILC. The measured and in the two devices are compared in Table I. and are normalized to stressed gate areas. The HH stress region in the channel is assumed to be 0.2 m [19] . It is interesting to note that is less than in the +FN stressed device while is about ten times larger than in the HH stressed device. If the transient component is contributed completely by charge trapping/detrapping, should not exceed the total trapped charge in the oxide (
). The result can be understood because the FN SILC transient is caused by neg- ative oxide charge detrapping [16] . Thus, should not exceed the total trapped charge in the oxide. On the other side, suggests that the HH SILC transient should contain another leakage component in addition to the displacement current resulting from oxide charge trapping/detrapping.
Moreover, we plot the FN and HH SILCs on a log-log scale in Fig. 3 . Both the SILCs follow a straight line, i.e., power law time-dependence. However, a slight difference in the slope of the transients is noticed. The FN SILC has a slope close to 1, which is in agreement with previously published results [16] . The HH SILC in Fig. 3 was measured for three decades of time. The measured slope significantly deviates from the theoretical value of 1 obtained from the tunneling front model [16] . This significant deviation provides another evidence that the HH SILC transient cannot be explained simply by oxide charge trapping/detrapping.
III. HH SILC MECHANISM
To explain the observed differences between FN SILC and HH SILC, a positive trapped charge-assisted tunneling model is proposed for the HH SILC, as illustrated in Fig. 4 . Positive trapped charges are created during HH stress. The HH SILC transient in our model actually consists of two parts, namely, and (see Fig. 4 ). represents positive oxide charge detrapping current and denotes positive oxide charge-assisted electron tunneling current. Note that is a displacement current and is a conduction current. For , the HH SILC is dictated by . The transient behavior of arises from that the positive oxide charges helping electrons to tunnel through the oxide are themselves tunneling out to the Si substrate in measurement. An analytical model relating the time-dependence of to positive oxide charge tunnel detrapping was derived in our previous publication [20] . The time-dependence of is expressed as
where , represents an average oxide charge volumetric concentration; in (1) denotes the Gamma function; and are electron and hole tunneling characteristic times, respectively [21] ;
and are effective tunneling barrier heights for electrons and holes, respectively; and other variables have their usual definitions. Similarly, the expression for is given as (3) where is the area of the HH stress region. Detailed numerical analysis for the time-and field-dependence of and including positive trapped charge enhanced tunneling will be discussed later.
Since is a hole current and is an electron current, a charge separation technique shown in Fig. 5 can be used to monitor at the substrate and at the source and the drain, respectively. Fig. 6 shows the charge separation measurement result for and before and after HH stress. The pre-stress is negligible until is above 8 V, where anode HH injection is appreciable [22] . After HH stress, remarkable and are both observed in the low-field regime. The stress-induced arises from the discharging of hole traps near the substrate. In Fig. 7 , we plot the stress-induced versus HH SILC at different stress times and bias conditions. A linear correlation between them is obtained. This correlation provides strong evidence that positive oxide charge plays an important role in HH SILC. 
IV. NUMERICAL SIMULATION OF HH SILC
In our calculation, a Coulombic potential well caused by a positive trapped charge is included in the electron tunneling barrier (see Fig. 4 ). This Coulombic potential acts as a sequential tunneling center and can increase leakage current at localized spots. Although the actual problem is a three-dimensional one, the purpose here is to understand the first-order behavior. Thus, a one-dimensional treatment of the trapped charge effect is adopted as an approximation. The total potential energy as a function of distance is then given by (4) and (5) (6) where Si/SiO interfacial barrier height; first quantization level in the inversion layer [23] ; potential lowering due to tunnel electron image force; distance of the trapped positive charge from the Si/SiO interface; modification of the tunnel barrier by a positive trapped charge. In Fig. 4 , the electron tunneling probability from the conduction band of the Si substrate to the site of the positive trapped charge at is denoted by . The subsequent electron transition probability from to the SiO conduction band is . By using the WKB approximation, and can be evaluated as follows: (7) and (8) Since is larger than in our measurement interval, we neglect for simplification. Thus, the current flow through the modified potential barrier can be expressed as [23] (9) where 10 Amp V in orientation [23] . Since the trapped positive charge is tunneling out through a trapezoid barrier, the tunneling time of the trapped hole to the valence band of the Si substrate is formulated according to the WKB approximation [21] volumetric positive oxide charge concentration; area of the HH stress region. The parameters used in our simulation are given in Table II . The hole trap volume density ( ) is extracted from the experimental data.
Comparing (11) and (12), the is expected to have a larger field dependence than . The reason is that the electron effective tunneling barrier is smaller and thus the electron tunneling probability exhibits a stronger field dependence than hole tunneling probability . In addition, the supply function term of (9) that is contributed by the surface quantization effect [23] is also a factor.
V. RESULTS AND DISCUSSION

A. Time-and Field-Dependence
The measured and calculated time-dependence of and at different oxide fields is shown in Fig. 8 . The symbols represent measurement data and the solid lines are from simulation. A close look reveals that the HH SILC and exhibit a slightly different slope, i.e., and with . As shown in (2), the factor is related to electron and hole tunneling masses and barriers. The dependence of was also noticed by other groups ( ) [15] . The field-dependence of the HH SILC and is plotted in Fig. 9 . The SILC and stress-induced are measured at s. Two distinguished features are noted. First, the measured hole detrapping current ( ) is nearly independent of an oxide field, which is consistent with the calculated result. As a contrast, the HH SILC exhibits small field dependence in the low-field range ( 3.5 MV cm) and strong field dependence in the medium field range ( MV MV cm). The reason is that the major component of the HH SILC is the hole detrapping current ( ) at low fields and is the electron tunneling current ( ) at higher fields. Our model shows that the larger field dependence of results from a smaller effective tunneling barrier for electrons and the supply function term . The component will become more significant in multi-level cells (MLC) with regard to read-disturb since a larger read gate bias is usually required in MLC.
In Fig. 10 , the read-disturb characteristics due to the transient effect of HH SILC are simulated. According to the tunneling front model, threshold voltage shift caused by oxide charge trapping/detrapping should vary linearly with the logarithm of time [24] . Instead, our simulation shows the read-disturb caused has power law time-dependence at an oxide field of 5 MV/cm. The obtained power factor is approximately 0.25, which can be derived from the integration of . The measurement result in a stacked gate Flash EEPROM device ( ) after 10 P/E cycles are plotted in the inset of is based on the measured SILC in a conventional gate nMOSFET, which has a quite different stress condition from the P/E stress in a Flash cell. Thus, the calculated and measured in Fig. 10 have a large difference in magnitude although they have similar time-dependence. The power law-dependence of on read-disturb time was also found by other groups [17] with a power factor of 0.28 for at V.
B. Reduction of HH SILC
HH SILC can be greatly reduced by annealing the positive oxide charges. Here, substrate hot electron (SHE) injection at V and V is utilized to neutralize positive trapped charges created by HH stress. Since the substrate injection current is relatively large (2 10 A cm ), positive oxide charge neutralization is achieved via either recombination or compensation by the injected electrons. The electron filling efficiency is strongly dependent on an oxide field and is less dependent on electron injection energy [25] . The filling (recombination) efficiency is better at a lower oxide field. For this reason, a smaller gate bias was chosen in the SHE filling. The effect of positive charge neutralization on HH SILC is shown in Fig. 11 . The HH SILC is greatly reduced by the filling. Its steady-state level is below 1 pA after the filling. After subsequent HH stress, the HH SILC transient reappears. The HH stress and SHE filling cycle is repeated in Fig. 11 . No noticeable difference is observed between the two cycles, implying that the SHE filling itself does not introduce additional stress effect. Fig. 12 shows the corresponding change in . A reduction of by an order of magnitude is observed after the filling. From this study, it can be concluded that can be used as an effective monitor for PCAT in SILC.
C. Oxide Thickness Dependence
In the above discussion, the role of PCAT in SILC has been substantiated for . On the other side, it is also well published that neutral TAT is the dominant SILC mechanism in ultrathin oxides. It is interesting to investigate the transition between these two mechanisms. Stress-induced and in large gate area nMOSFETs with , 70 Å, and 53 Å are measured. Negative channel FN stress was performed at MV cm. Fig. 13 shows pre-stress and post-stress and Fig. 14 shows the corresponding change in . The pre-stress in Fig. 14 is negligible until anode hot hole (AHH) injection for and 90 Å and valence electron tunneling for occur [22] . After stress, a remarkable appears even at a small gate bias in thicker oxides while this stress-induced vanishes at low fields in the 53 Å oxide. The reduction of in the thinner oxides can be explained as follows. Since a constant voltage stress is applied, the stress gate voltage is smaller for thinner oxides. Thus, the injected electrons have less energy and the creation of trapped holes is reduced [26] . Further characterization shows that the SILC in the 53 Å oxide does not contain a transient component. According to the published results in literature [8] , [11] , [27] , the responsible mechanism of the SILC in thinner oxides should be TAT. The TAT current strongly depends on the oxide thickness and increases as the oxide thickness is reduced [27] . In Fig. 15 , the oxide thickness dependence of SILC and is shown. The measurement field is at 5 MV/cm. As reduces to 53 Å, the correlation between stress-induced and SILC does not exist. In other words, the dominant SILC mechanism changes from PCAT at to TAT at .
VI. CONCLUSION
Positive trapped charges created during edge FN erase play an important role in SILC and related read-disturb in Flash EEPROM cells. A power law dependence of on read-disturb time, resulting from the transient effect of PCAT, is derived from measurement and simulation. Stress-induced low-field can be used as an effective monitor for PCAT effect in SILC. By using an appropriate hot electron injection technique, the PCAT current can be greatly reduced. In ultrathin oxides (53 Å), the correlation between SILC and no longer exists. We conclude that the dominant SILC mechanism changes from PCAT in thicker oxides (100 Å) to TAT in ultrathin oxides.
